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Abstract—In this study, a new process for the fabrication of
porous nanocrystalline silicon (pnc-Si) membranes is proposed,
and the early stages in the development of an empirical, stressbased model for tunable porosity are revealed.
Pnc-Si membranes that were fabricated by the proposed
process showed substantial improvements in membrane
morphology, i.e., porosity and pore uniformity across the wafer.
These improvements were assumed to be related to stress, as
suggested by the addition of materials that differ in Young’s
Modulus and in coefficients of thermal expansion. In order to
explore this assumption, stress measurements were conducted via
stylus trace on a Tencor P2 Profilometer. Extensive average
stress (dynes/cm2) measurements were performed by varying
thermal and RF Magnetron sputtered Si02 thickness on bare,
400 um thick, <100> orientation, double-sided polished silicon
wafers.
It was found that the stress-profile differences between the
standard and proposed processes were significant as the change
in the wafer bow (due to film stress), across the wafer (relative
to the bare substrate), were plotted for varied oxide thickness
during the three major stages of pnc-Si development. The
resulting plots were 2~’ order polynomials (best-fit RMS .970.999), which agree with the form given by Stoney’s equation for
macro stress acting in a coating deposited on a thick substrate.
These differences have been consistent in multiple experiments
and are currently being evaluated for their role in membrane
porosity.
Index Terms— porosity, porous nanocrystalline silicon (pnc

Si) membranes, profilometer.

to 25 nm thick amorphous film. Following photolithographic
and etching processes, freely suspended porous membranes
are made that offer unprecedented efficiency in nanoscale
separation processes and are sufficiently thin for transmission
electron microscopy (TEM) applications.

II. OBJECTIVE

The standard process in the fabrication of pnc-Si
membranes is shown below (Fig. 1):
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Fig. 1. Standard process for the fabrication of pnc-Si membranes.

I. INTRODUCTION

T hisinreported
study
is based
a new type
of porousmembrane,
silicon material
the
form
of anonultrathin
nanoporous
first
in the journal Nature’.
Termed porous
nanocrystalline silicon (pnc-Si), this material is fabricated
though solid-phase crystallization of a sputter deposited
amorphous silicon (a-Si) film on a silicon wafer substrate.
Pores in the size range of 5 nm to 100 nm form during a brief
annealing step and pass completely through the original 5 nm

While the current process in the fabrication of pnc-Si
membranes has proven to be relatively simple and reliable,
two main processing issues have hindered yield. Firstly,
during the oxide pattern etch step, the front-side silicon
surface is exposed before a critical three-film deposition
phase. Consequently, the hydrophobic silicon surface
demands aggressive treatment for contamination and surface
damage to maintain yield. This involves multiple, timeconsuming processing steps. Secondly, recent experiments
have shown that the current process tends to form pores in
radial gradients across the wafer. The large variance in
porosity is such that virtually no pores form in locations near
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the center of the wafer, but maintain reasonable densities in
positions along the wafer edge (Fig. 2):
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Fig. 4. Proposed process for the fabrication of pnc-Si membranes resulted in
improved porosity and pore uniformity across the wafer.
Fig. 2. Three regimes of pore formation across the wafer for pnc-Si
membranes fabricated with the standard process.

The non-uniformity in porosity was verified by analysis of
TEM samples across several wafers fabricated by the standard
process in Fig. 1. The TEM images in Fig. 3 (below) show the
porosity difference that was observed in samples positioned in
the center and edges of the wafer:

Fig. 3. TEM micrographs of two pnc-Si membrane samples taken from center
and edge positions on the same wafer. This non-uniformity in porosity has
been frequently observed for membranes fabricated with the standard process
in Fig. 1.

The main feature of this newly developed process is the
replacement of the RF magnetron sputtered Si02 (undemeath
the membrane) with a thin (2Onm-4Onm) thermally grown
oxide that protects the silicon front surface during the entire
process. Tetra-ethyl-ortho-silicate (TEOS) is also deposited on
the backside of the wafer (PECVD), afler the initial thermal
oxide growth, in order to provide a robust pattem that can
withstand the ethylenediamene pyrocatecol (EDP) etch of
silicon in subsequent processing.
B. Process Improvements
Consequently, the addition of back-side TEOS and
thermally-grown Si02 has resulted in substantial
improvements in membrane morphology, i.e., porosity and
pore uniformity across the wafer. The difference in porosity
can be observed from two TEM micrographs that were
generated from two different processes (Fig. 1 & Fig. 4), taken
from the same position on the wafer (Fig. 5 & Fig. 6):

This non-uniformity in porosity has hindered yield and has
impeded efforts in developing a model for predictable porosity
in pnc-Si membranes.

III. EXPERIMENT
A. Proposed Process
In this study, a new process is presented that offers
improvements to the traditional pnc-Si process deficiencies as
described above (Fig. 4):
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Fig. 5.
~ image of a pnc-Si membrane (magn
membranes fabricated with the standard process in Fig. 1. The resulting
porosity is low (O.33%-2.7%) and non-uniform across the wafer.

15
To obtain results for analysis, the change in the wafer bow
(due to film stress), across the wafer (relative to the bare
substrate), were plotted for varied oxide thickness during the
three major stages of pnc-Si development. The resulting plot
is shown below for membranes fabricated with the standard
process (Fig. 8):
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Fig. 6. T....1 image of a p.~ ...i membrane (magnL~ -for membranes
fabricated with the proposed process in Fig. 4, demonstrating a much higher
porosity (4.2%-l2.4%) than traditional membranes yield (Fig. 5).

Further analysis of membrane porosity was conducted using
a Matlab image simulator to generate statistical porosity data
for TEM micrographs to provide quantitative results. The
results show that the standard pnc-Si process produces
membranes with porosity ranging from 0.33%-2.7%, while the
proposed process achieves porosity in the range of 4.2%12.4%.
To show that pore uniformity across the wafer had been
achieved using the proposed process, refer to Fig. 7 where
TEM micrographs of the membrane at the center and edge of
the wafer are shown (Fig. 7):
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Fig. 8. Stress-profile across the wafer for deposited Si02 layer beneath the
membrane. Measurements were conducted for i) initial oxide on bare
silicon, ii) three-layer stack (Si02/a-Si/Si02) before anneal iii) three-layer
stack after anneal.
Fig. 7. TEM micrographs of two pnc-Si membrane samples taken from center
and edge positions on the same wafer. The improved uniformity in porosity
has been frequently observed for membranes fabricated with the proposed
process in Fig. 4.

These TEM images can be compared directly to the images
in Fig. 3. After several samples had been fabricated and
compared, it became evident that, for membranes fabricated
with the proposed process, porosity had been maintained
across the wafer. The improvements in porosity and in pore
uniformity across the wafer with this process was assumed to
be stress-related, as suggested by the addition of materials that
differ in Young’s Modulus and in coefficients of thermal
expansion.
C. Stress Characterization
In order to explore this assumption, stress measurements
were conducted via stylus trace on a Tencor P2 Profilometer.
Extensive average stress (dynes/cm2) measurements were
performed by varying thermal and RF Magnetron sputtered
Si02 thickness on bare, 400 um thick, <100> orientation,
double-sided polished silicon wafers. These results were then
compared to reliable experimental average stress values (as
determined by C.H. Bjorkman et a?. 2) to assure confidence in
the accuracy of the profilometer.

All of the RF magnetron sputtered Si02 stress-difference
curves that were generated in this experiment exhibit a
translational shift in relative minima/maxima from the initial
Si02 deposition (on bare Si) to the three film layer stack
(Si02/a-Si/ 5i02 ). The translational shift is given in its
general form as:

f(x)

=~

f(x ± fi)

where ,8 describes the shift in terms of wafer position.
The same stress measurements were conducted for a bottom
thermal 5i02 layer that is introduced with the proposed
process:
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This study has shown that the proposed process not only
succeeded in reducing process steps and controlling pore
uniformity, but has also revealed the necessity for stressbased pnc-Si experiments. To address this, the initial stages
in the development of an empirical model for pnc-Si stressbased measurements were conducted. This development is
modulation on pnc-si membrane pore formation has never
been reported.
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Fig. 9. Stress-profile difference across the wafer for thin (2Onm-4Onm)
thermal SiOz layers beneath the membrane. When compared to Fig. 8 for
deposited Si02, there are some significant differences that warrant a deeper,
more detailed investigation.

IV. ANALYSIS
Unlike the RF Magnetron sputtered Si02 difference plot in
Fig. 8, the thermal 5i02 difference plot in Fig. 9 exhibits
little to no translational shift when stress is measured i.)
after the initial thermal oxide deposition (on bare Si) and ii.)
following the deposition of the three layer stack (Si02/a-Si/
Si02). The change in relative maxima for curves
representing the stack before and after the 950°C anneal is
also considerably larger (~1000 X change in wafer bow)
than the change observed in Fig. 8 (250-400 X change in
wafer bow). In fact, when using thermal Si02 beneath the aSi, each curve shifts into the tensile domain (negative Y
axis) after the anneal. Analysis of the difference plot in Fig.
8 shows that the change in maxima for the same curves is
extremely small and only shifts into the tensile domain
when a thinner oxide is used (2Onm 3Onm).
After several difference plots were generated with different
materials of varying thickness, it was determined that the
change in relative maxima before and after the 950°C
anneal may be directly related to porosity. It was also
determined that the change in translational shift
may
directly represent the area of the wafer that prevents pore
formation, which explains why the uniformity is maintained
in the thermal Si02 case. (The difference plots have been
enhanced to detail the fore-mentioned differences and can
be found in the APPENDIX).

APPENDIX
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